

**FIG. 1**

Diagram illustrating a system architecture (10) showing the following components and connections:

- MEMORY (16)** is connected to the **MC (15)** via a bus (17).
- The **MC (15)** is connected to the **HOST CONTROLLER (13)** via a bus (18).
- The **HOST CONTROLLER (13)** is connected to two **CACHE ACCELERATOR (14)** units.
- The **HOST CONTROLLER (13)** is connected to an **I/O CONTROLLER (19)**.
- The **I/O CONTROLLER (19)** is connected to four groups of I/O devices (20), each group containing four individual devices (21).
- Four processing units (P) are connected to the system bus (17) on the left, and four processing units (P) are connected to the system bus (18) on the right.






FIG. 3




FIG. 8




FIG. 4





FIG. 5

FIG. 6






FIG. 7